



Monolithic lumped-element unequal branch-line coupler for the use in asymmetrical Doherty amplifiers

Renato Negra¹, Fadhel Ghannouchi², Werner Bächtold³

¹Mixed Signal CMOS Circuits, UMIC Research Centre, RWTH Aachen University, Germany

²Radio Laboratory, Schulich School of Engineering, University of Calgary, Canada

³IFH ETH Zurich, Zurich, Switzerland

1



Agenda


- Introduction
 - Doherty amplifiers
 - Active load-pull principle
- Unequal lumped element power splitter design
- Simulation and measurement results
- Summary
- Outlook

2

© Mixed Signal Circuits 2008



Doherty amplifiers




- Doherty amplifiers provide good efficiency for envelope modulated signals
- High efficiency in back-off
- State-of-the-art amplifier for wireless communication infrastructure
- Size constrains for monolithic integration

3
© Mixed Signal Circuits 2008



Active load-pull principle



- Peaking device has to deliver the same current as the main device
- With half of input drive level

4
© Mixed Signal Circuits 2008




Implementation issues

- Different device peripheries
 - Size ratio is factor 2 or greater
 - Acceptable for MMICs
 - Different impedance level
- Bias control of peaking amplifier
 - Identical devices
 - Bias adaptation according to instantaneous input drive amplitude
 - Use digital signal processing unit
- Unequal input power splitting
 - Identical devices
 - Similar matching networks
 - Performance tuning with splitting ratio
 - Reduced gain

5
© Mixed Signal Circuits 2008



MMIC input circuitry



6
© Mixed Signal Circuits 2008



DPA input circuitry tasks


- Splitting of the input signal
 - Equal splitting
 - Unequal splitting
- Phase compensation for output impedance inverter
- Impedance matching
- Individual biasing of the two transistors

Modified branch-line hybrid coupler

7
© Mixed Signal Circuits 2008



Unequal power splitting



$$Z_{W1} = \sqrt{\frac{R_1 R_2 d_1^2}{d_1^2 + d_2^2}}$$

$$Z_{W2} = \sqrt{R_2 R_3} \frac{d_1}{d_2}$$

$$Z_{W3} = \sqrt{\frac{R_3 R_4 d_1^2}{d_1^2 + d_2^2}}$$

$$Z_{W4} = \sqrt{R_4 R_1} \frac{d_1}{d_2}$$


$$d_1 = 10^{P/20} \quad \text{fraction of input power available at port 2}$$

8
© Mixed Signal Circuits 2008



Lumped element approach


- Shrink the size of the coupler
 - Replacement of transmission lines with lumped elements
 - Minimise number of inductors
 - Provide two independent DC paths



9
© Mixed Signal Circuits 2008



Topology used




- Minimum number of inductors
 - Small size
 - Low loss
- Independent biasing of both transistors
 - External biasing


10
© Mixed Signal Circuits 2008



Simulation results



- Design freq.: 5.8 GHz
- Isolation: 10.4 dB




- Amplitude diff.: 1.5 dB
- Phase diff.: 85.3°

11
© Mixed Signal Circuits 2008



Implementation at 5.8 GHz



IBM BiCMOS 6HP

- SiGe HBT $f_t = 47\text{GHz}$
- 0.18 μm CMOS
- 4 μm -thick top metallization
- 10 μm dielectric stack
- 300 mm Si wafer


12
© Mixed Signal Circuits 2008



Characterisation issues


- Complex impedances
 - Performance comparison with simulation results in the same test set up
- Only two probes available
- Four terminal device
 - Two terminals terminated in 50 Ω on chip
 - Two chips required
 - Slight difference in performance

13
© Mixed Signal Circuits 2008



HAACHEN
UNIVERSITY UMIC

Measurement results



14
© Mixed Signal Circuits 2008

MSCC RWTH AACHEN UNIVERSITY UMIC

Summary

- Unequal lumped element hybrid coupler
 - Arbitrary output resistance
- Combination of power divider and input matching for DPA input circuitry
 - Complex output impedances
 - Reduction of component count
 - Size reduction
 - Cost efficient implementation
- Simulation and measurement results